Job Description
We are global semiconductor company having world class team in Bangalore, India. And adding some of the best brains in R&D team in India.
Budget is around 80 to 95 L.p.a
As an RTL Design Engineer, you will be responsible for the micro-architecture and logic design of high-performance So C modules. You will translate complex architectural specifications into efficient, synthesizable Verilog/System Verilog code. This role requires a deep understanding of the entire front-end flow, from initial RTL entry to hand-off for Physical Design, ensuring that designs meet stringent timing, area, and power targets.
Key Responsibilities
Micro-Architecture Design: Collaborate with architects to define module-level specifications and develop detailed micro-architecture documents.
RTL Development: Write high-quality, maintainable, and synthesizable code using System Verilog or Verilog.
Front-End Integration: Perform Linting, Logic Equivalence Checking (LEC), and Clock Domain ...
Budget is around 80 to 95 L.p.a
As an RTL Design Engineer, you will be responsible for the micro-architecture and logic design of high-performance So C modules. You will translate complex architectural specifications into efficient, synthesizable Verilog/System Verilog code. This role requires a deep understanding of the entire front-end flow, from initial RTL entry to hand-off for Physical Design, ensuring that designs meet stringent timing, area, and power targets.
Key Responsibilities
Micro-Architecture Design: Collaborate with architects to define module-level specifications and develop detailed micro-architecture documents.
RTL Development: Write high-quality, maintainable, and synthesizable code using System Verilog or Verilog.
Front-End Integration: Perform Linting, Logic Equivalence Checking (LEC), and Clock Domain ...
Ready to Apply?
Take the next step in your AI career. Submit your application to SQUAREROOT today.
Submit Application