Job Description
Synthesis for lower technologies with low power design techniques using UPF.
LEC for RTL2Gate & G2G methodologies including low power.
Func ECO Generation & FV using conformal.
SDC & UPF validation.
Constraints maintenance.
Technical lead for multiple programs.
Expert in TCL, Perl , python etc..,
STA timing closure.
Proficient in communication & work with cross teams/domains.
LEC for RTL2Gate & G2G methodologies including low power.
Func ECO Generation & FV using conformal.
SDC & UPF validation.
Constraints maintenance.
Technical lead for multiple programs.
Expert in TCL, Perl , python etc..,
STA timing closure.
Proficient in communication & work with cross teams/domains.
Ready to Apply?
Take the next step in your AI career. Submit your application to Cadence System Design and Analysis today.
Submit Application