Job Description

Job Title: STA Engineer

Experience: 3+ Years

Domain: VLSI / ASIC Physical Design

Job Summary:

We are seeking a highly motivated Static Timing Analysis (STA) Engineer with 3+ years of experience in VLSI Physical Design and timing closure. The candidate will be responsible for performing block-level and full-chip STA, driving timing convergence, and ensuring successful signoff across all corners and modes.

Key Responsibilities:

  • Perform Static Timing Analysis (STA) at block and full-chip level
  • Drive timing closure for setup/hold violations
  • Handle MMMC / MCMM analysis across PVT corners
  • Create, review, and validate SDC constraints
  • Work on ECO implementation and timing validation
  • ...

Ready to Apply?

Take the next step in your AI career. Submit your application to LeadSoc Technologies Pvt Ltd today.

Submit Application