Job Description

Key Responsibilities:

  • Lead DesignVerification (DV) execution of UCIe PHY IP.
  • Drive internal DV team meeting for day to day execution. Work closely with RTL, AMS system modelling and PD teams.
  • Lead technical alignment on verification strategies. Define and architect verification environments and methodologies.
  • Take initiative to drive overall execution efficiency and quality improvements.
  • Improve and evolve existing verification methodologies : Co-Simulation (Co-SIM), UPF Power Aware Simulations (UPF PA Sim), VIP/DIP integration and Verification, increase Formal Verification usage especially FPV, Safety Verification
  • Analyze execution and quality issues to define, develop, and deploy new functional verification methodologies for continuous improvement.


Required Qualifications:

  • Solid background in functional verification fundamentals.
  • Experience in:
  • Verification environment development<...

Ready to Apply?

Take the next step in your AI career. Submit your application to Cadence System Design and Analysis today.

Submit Application