Job Description


Job Description

Experience: 5+ years

Role Summary

We are seeking skilled Physical Design Engineer with exposure of physical design cycle including Synthesis, UPF, VCLP, LEC to join our semiconductor backend team. The role focuses on performing RTL synthesis , LEC closure, UPF development, and VCLP analysis for complex SoC designs, working closely with Physical Design, DFT, and Front‑End teams.

Key Responsibilities

  • Exposure to RTL synthesis from elaboration to final sign‑off.
  • Understand Physical design cycle and different handshaking across teams.
  • Perform and debug logic equivalence checks (LEC) across RTL, synthesized, and ECO netlists.
  • Create, maintain, and understand UPF, ensuring alignment with FE power intent.
  • Exposure to low power checks.
  • Automate flows using TCL scripting.

    • Qualifications

    Required Qualifications

  • 2+ years of hands‑on experience in Physical...

    • Ready to Apply?

    Take the next step in your AI career. Submit your application to Renesas Electronics today.

    Submit Application