Job Description

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience in ASIC design implementation flows and chip integration.
  • 8 years of Management experience in ASIC development teams.
  • Experience executing low-power physical design implementation using industry-standard synthesis and Static Timing Analysis (STA) tools.
  • Experience in sign-off convergence including STA, electrical checks, and physical verification.

Preferred qualifications:

  • Experience in leading physical design teams working on digital designs.
  • Experience in engineering across physical design, implementation, GDS tape-out.
  • Experience in floorplanning, block integration, static timing analysis, sign-off.
  • Knowledge of delivery of silicon in technology process nodes...

Ready to Apply?

Take the next step in your AI career. Submit your application to Google today.

Submit Application