Job Description
Senior Packaging Design Engineer, Silicon
_corporate_fare_ Google _place_ Mountain View, CA, USA
**Mid**
Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.
**Minimum qualifications:**
+ Bachelor's degree in Mechanical, Material, Electrical Engineering, Technology, Science, a related field, or equivalent practical experience.
+ 5 years of experience in chip package substrate design using Cadence APD (Allegro Package Designer) or Mentor Expedition with package tape-outs.
+ Experience in chip package substrate layout, design rules/verification, design for manufacturing (DFM) and taping out for production.
+ Experience in mobile SOC package design in the following technologies: FCCSP, Package on Package (PoP), InFO, RDL, IPD, 2.5D/3D, Chiplet.
**Preferred qualifications:**
+ Master's degree or PhD in Electrical Engineering,...
_corporate_fare_ Google _place_ Mountain View, CA, USA
**Mid**
Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.
**Minimum qualifications:**
+ Bachelor's degree in Mechanical, Material, Electrical Engineering, Technology, Science, a related field, or equivalent practical experience.
+ 5 years of experience in chip package substrate design using Cadence APD (Allegro Package Designer) or Mentor Expedition with package tape-outs.
+ Experience in chip package substrate layout, design rules/verification, design for manufacturing (DFM) and taping out for production.
+ Experience in mobile SOC package design in the following technologies: FCCSP, Package on Package (PoP), InFO, RDL, IPD, 2.5D/3D, Chiplet.
**Preferred qualifications:**
+ Master's degree or PhD in Electrical Engineering,...
Ready to Apply?
Take the next step in your AI career. Submit your application to Google today.
Submit Application