Job Description

Senior DFT Engineer

Location: Bengaluru, India

Experience: 3–12 Years

Role Type: Full-time | Silicon Engineering


About the Role

We are seeking a Lead Design-for-Test (DFT) Engineer to drive RTL-centric DFT architecture and execution for complex SoCs and subsystems used in high-performance compute, AI acceleration, and advanced connectivity platforms.

You will own the complete DFT lifecycle — from RTL insertion strategy through pattern generation, simulation, and silicon-quality coverage closure — while partnering with design, physical implementation, and post-silicon teams to ensure first-pass success.

This role is ideal for engineers who combine deep hands-on DFT implementation with system-level thinking and execution excellence.

What You’ll Do

  • Lead RTL-level DFT architecture and implementation across full SoC and block/partition hi...

Ready to Apply?

Take the next step in your AI career. Submit your application to Silicon Patterns today.

Submit Application