Job Description

Experienced Physical Design or Digital Back - end engineer, capable of driving and leading and/or developing needed RTL to GDSII flow.


Responsible for developing internal methodologies to achieve reductions in development cycle time and performance improvements.


Assist the Supervisor/Manager in resource planning and management for the successful service delivery to clients including team development.


Lead project teams and may include unit.


Key Responsibilities:  ● Full RTL to GDSII (Synthesis and Place and Route) implementation including timing closure  ● Floorplanning and IP Macro placement planning  ● Power planning, implementation and optimization  ● Perform Clock Tree Synthesis (CTS),  Placement, Routing and Static Timing Analysis (STA)  ● Perform Physical Verification (DRC, ERC, LVS, ANTENNA checks)  ● Reliability checks like EM violations check and Signal Integrity i...

Ready to Apply?

Take the next step in your AI career. Submit your application to Xinyx Semiconductor Design Services Inc today.

Submit Application