Job Description
Senior DFT Engineer:
Experience : 7-10 years
Location : Hyderabad
specifically with expertise in , ATPG pattern generation, fault simulation, and coverage analysis
RTL coding (Verilog/SystemVerilog), test architecture, JTAG, MBIST/LBIST, and DFT.
Interested,please share your updated resume to [email protected]
Experience : 7-10 years
Location : Hyderabad
specifically with expertise in , ATPG pattern generation, fault simulation, and coverage analysis
RTL coding (Verilog/SystemVerilog), test architecture, JTAG, MBIST/LBIST, and DFT.
Interested,please share your updated resume to [email protected]
Ready to Apply?
Take the next step in your AI career. Submit your application to ACL Digital today.
Submit Application