Job Description

Position: RTL Design Engineer

Experience: 5 - 8 Years

Qualifications: BE/Btech in ECE/EEE

Responsibilities -

  • The candidate should have strong RTL design experience.
  • Strong design experience in Ethernet IPs or Ethernet protocol domain.
  • Knowledge in Verilog/VHDL languages
  • Scripting languages: TCL/Perl/Python (any one).
  • Knowledge of AXI Protocols.


Skills Required
Vhdl, Tcl, Verilog, Python, Perl, Rtl Design

Ready to Apply?

Take the next step in your AI career. Submit your application to ACL Digital today.

Submit Application