Job Description

Location: Hyderabad

Notice Period: 0 to 45 Days

  • 5+ years of hands-on experience in ASIC/SOC physical design.
  • Strong expertise in AMD physical design flow and signoff tool chain.
  • Proficiency in:
  • Floorplanning, placement, CTS, routing
  • Multi-mode multi-corner (MMMC) timing closure
  • IR/EM analysis
  • CLP/VCLP/FEV analysis
  • Power/Clock/domain partitioning
  • Experience with signoff tools like Fusion compiler, PrimeTime, RedHawk, Calibre.
  • Expertise in scripting languages: Tcl, Perl, Python.
  • Deep understanding of sub‑7nm design challenges (congestion, variability, advanced timing methodologies).


Skills Required
primetime, redhawk , floorplanning, Routing, Perl, Placement, Python, Tcl

Ready to Apply?

Take the next step in your AI career. Submit your application to Capgemini Engineering today.

Submit Application