Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Responsibilities:
Digital design implementation of state-of-the-art Cadence IPs using Cadence EDA tools - Genus, Innovus, Tempus, Voltus and other backend tools
PPA characterization and optimization of these performance-oriented and power-oriented best-in-class IP cores for advanced process nodes, such as 7nm/5nm/3nm/2nm
Development, automation and maintenance of EDA flows and scripts for physical implementation
Manage regression infrastructure that tracks quality of the RTL/flow development as well as the PPA of the key designs
Participate in benchmarking PPAs for customer engagements
Required skills -
Educational Qualification: MS/MTech/BE/ BTech in Electronics from reputed institutes
3+ years of relevant experience in ASIC design environment
Should have knowledg...
Ready to Apply?
Take the next step in your AI career. Submit your application to Cadence today.
Submit Application