Job Description

Hi,


We have an opening for BUS Interconnect Expertise

Roles and Responsibilities:


Experience: - 3.5yrs to 4+yrs

Design Verification of BUS Interconnect blocks of Modem Sub-system and SOC level. Skill Requirements: SV, UVM, Basic digital design, AXI, AHB, APB protocol knowledge, Performance Verification understanding, good debugging skills Good to have: Scripting knowledge, Coverage understanding.


Please share your resume to [email protected]


Regards,

Jaya

Ready to Apply?

Take the next step in your AI career. Submit your application to UST today.

Submit Application