Job Description
Job Description
The FPGA Design Engineer with 2-4 years of experience will be responsible for the development of Open RAN (ORAN) radio systems. The role involves translating system‑level wireless and ORAN requirements into FPGA architectures, implementing RTL designs, integrating IPs, and optimizing high‑performance digital signal processing blocks. The engineer will also participate in simulation, verification, timing closure, and hardware bring‑up activities on target platforms.
Responsibilities
The FPGA Design Engineer with 2-4 years of experience will be responsible for the development of Open RAN (ORAN) radio systems. The role involves translating system‑level wireless and ORAN requirements into FPGA architectures, implementing RTL designs, integrating IPs, and optimizing high‑performance digital signal processing blocks. The engineer will also participate in simulation, verification, timing closure, and hardware bring‑up activities on target platforms.
Responsibilities
- Design and develop FPGA-based solutions for radio systems.
- Have a general understanding of ORAN 4G and 5G radio access networks, E-CPRI protocols, and related specifications.
- Develop based on IP modules of signal chain processing. - Have experience in antenna array steering, beamforming, and TDD waveforms.
- Familiarity with AMD Xilinx SoC (MPSoC/RFSoC) and Intel FPGA families.
- Participate i...
Ready to Apply?
Take the next step in your AI career. Submit your application to Tejas Networks today.
Submit Application