Job Description

Micron Technology, Inc. is seeking a DRAM Design Tech Layout Engineer in Tlaquepaque, Jalisco, Mexico.

You will translate schematics into layout suitable for fabrication reticles and work with Design and other engineering groups to apply various layout techniques for digital and analog circuits. Responsibilities include IP layout development, layout verification (LVS/DRC/EM), and ensuring on‑time delivery of high‑quality layouts.

#J-18808-Ljbffr

Ready to Apply?

Take the next step in your AI career. Submit your application to Micron Memory Malaysia Sdn Bhd today.

Submit Application