Job Description
DFT Engineer Location : Bangalore Notice Period: 30 days Job Description: We are looking for a skilled DFT Engineer with 3–5 years of experience in ASIC design and verification with a strong focus on Design-for-Test methodologies. You will be responsible for implementing and verifying DFT architectures to ensure high test coverage and manufacturability. Key Responsibilities: Develop and implement DFT architecture including scan insertion, ATPG, MBIST, and boundary scan. Work on RTL design modifications for DFT features. Generate and validate test vectors using tools like Tetramax/Fastscan. Run gate-level simulations and debug test coverage issues. Perform pattern validation on emulation/silicon platforms. Collaborate with RTL, PD, and validation teams for seamless DFT integration. Required Skills: Strong knowledge of DFT concepts: scan, compression, boundary scan, ATPG, BIST (LBIST/MBIST). Experience with tools such as Synopsys DFT Compiler, Tetramax, Mentor Tessent. Scripting skills i...
Ready to Apply?
Take the next step in your AI career. Submit your application to ACL Digital today.
Submit Application