Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Responsibilities
Manage a team of verification engineers for interconnect IP. Also required to pitch in with the technical contributions as required.Relevant experience in interconnect and subsystems is strongly preferredCrafting and reviewing verification plan. Manage the overall execution on those plans to verify highly complex and configurable designs.Responsible for verification closure and sign off.Work closely with cross functional teams (DV/Arch/Design/PD/GUI).Identify and hire talent to grow the team as needed.Required Skills and Experience:
15+ years of design verification experienceBS (or higher) in EE/Computer EngineeringExperience in managing a team of 5+ engineers.Experience in hiring and building the team, training and developing engineers.
Ready to Apply?
Take the next step in your AI career. Submit your application to Cadence Design Systems, Inc. today.
Submit Application