Job Description
Location: Bangalore
Your Role
- To work independently on block/IP levels analog layout design from schematic.
- Estimating the Area, Optimizing Floorplan, Routing and Verifications.
- Good at LVS/DRC debugging skills and other verifications for lower technology nodes like 5,7,10, 14nm FinFet and below.
- Good understanding of Matching, EM, ESD, Latch-Up, Shielding, Parasitic and short channel concepts.
- Familiar with EDA tools like Cadence Virtuoso Editor & Calibre RVE Good interpersonal skills and critical thinking abilities to resolve the issue technically, and professionally.
Your Profile
- Analog Layout Design (Block/IP level) - 4 to 10 Years
- LVS/DRC Debugging
- FinFET Technology Node Experience (5nm, 7nm, 10nm, 14nm and below)
- EDA Tools
- Cadence Virtuoso Editor
- Calibre RVE
- Layout Optimization
- Area estimation
Ready to Apply?
Take the next step in your AI career. Submit your application to Capgemini Engineering today.
Submit Application