Job Description

  • BE/B.Tech in ECE /M.Tech in VLSI with 0 to 2 years experience in Analog Mixed Signal Verification
  • Good academic score
  • Verilog knowledge is a plus
  • Good communication and documentation skills

the candidate must have the above skills mentioned


Skills Required
Linux Shell Scripting, Verilog, Perl Scripts, universal verification methodology

Ready to Apply?

Take the next step in your AI career. Submit your application to Cyient Inc today.

Submit Application